

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/718,223	11/20/2003	Kanti Jain	A304	9012	
7590 07/21/2005			EXAMINER .		
Anvik Corporation			HEALY, BRIAN		
6 Skyline Drive Hawthorne, NY 10532			ART UNIT	PAPER NUMBER	
			2883		
			DATE MAILED: 07/21/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/718,223	JAIN ET AL.	Color		
	Office Action Summary	Examiner	Art Unit	(
	•	Brian M. Healy	2883			
Period fo	The MAILING DATE of this communication ap	pears on the cover sheet w	ith the correspondence add	dress		
A SH THE - Exte after - If the - If NO - Failu Any	IORTENED STATUTORY PERIOD FOR REPLIANCE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. ISIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a repulation of the provision of t		reply be timely filed rty (30) days will be considered timely THS from the mailing date of this co BANDONED (35 U.S.C. § 133)	mmunication.		
Status	·	•				
1)[Responsive to communication(s) filed on	_ •				
2a) <u></u>	This action is FINAL . 2b)⊠ This action is non-final.					
3)[Since this application is in condition for allowa	ance except for formal mat	ters, prosecution as to the	merits is		
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.E	D. 11, 453 O.G. 213.			
Disposit	ion of Claims					
4) 🛛	Claim(s) 1-27 is/are pending in the application	1.				
,—	4a) Of the above claim(s) is/are withdra					
5)⊠	Claim(s) 10-27 is/are allowed.					
6)⊠	Claim(s) 1-3 and 5-9 is/are rejected.					
7)🖂	Claim(s) <u>4</u> is/are objected to.					
8)□	Claim(s) are subject to restriction and/	or election requirement.				
Applicat	ion Papers					
9)[The specification is objected to by the Examin	er.				
	The drawing(s) filed on 20 November 2003 is/		objected to by the Exam	iner.		
	Applicant may not request that any objection to the					
	Replacement drawing sheet(s) including the correct					
11)	The oath or declaration is objected to by the E	xaminer. Note the attache	d Office Action or form PT	O-152.		
Priority (under 35 U.S.C. § 119					
12)	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
	☐ All b)☐ Some * c)☐ None of:	, , , , , , , , , , , , , , , , , , , ,	3 (=) (=) (-).			
	1. Certified copies of the priority documen	its have been received.				
	2. Certified copies of the priority documen	its have been received in A	Application No			
•	3. Copies of the certified copies of the price		received in this National S	Stage		
	application from the International Burea	1 11				
* 5	See the attached detailed Office action for a lis	t of the certified copies not	received.			
			•			
Attachmen	t(s)					
	e of References Cited (PTO-892)	4) Interview 9	Summary (PTO-413)			
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date			
3) [] Infort Pape	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 rr No(s)/Mail Date) 5) ∐ Notice of I 6) ☐ Othey:	nformal Patent Application (PTO	-152)		
S. Patent and T	rademark Office		- Heart			
TOL-326 (R		ction Summary Brian	BEIV Part of Paper No./Mail Da	te 07192005		

Application/Control Number: 10/718,223

Art Unit: 2883

DETAILED ACTION

Allowable Subject Matter

Claims 10-27 are allowed. The closest prior art of record, Horie, U.S.P.

No.5,511,142 is discussed below. Neither Horie 142' or any other prior art reference teaches or suggests the claimed photonic-electronic multiple layer circuit including depositing and pattern etching TIR complementary photoresist layers to form a rounded channel corresponding to that of an optical fiber. In addition, none of the prior art references teaches the method steps to making a photonic-electronic circuit package including depositing, patterning and developing photoresist layers to leave a slope sided run of a photoresist, depositing waveguide filling material, depositing protective masking layer and etching to leave a ridge waveguide with rounded terminations (see claims 10 –27 for specific and additional limitations).

Claim 4 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Neither Horie or any of the prior art references of record teaches or suggests the additional use of embedded photonic bandgap devices in a multi-layer photonic-electronic circuit package (claim 4).

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Page 2

Application/Control Number: 10/718,223

Art Unit: 2883

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3 and 5-9 are rejected under 35 U.S.C. 102(b) as being anticipated by Horie et. al., U.S.P. No. 5,511,142.

Horie et. al. 142' teaches (Figs67-.68) a photonic-electronic multiple layer circuit package having plural optical waveguide intralayers 82 and electronic intralayers 95 formed as directional couplers/switching/modulating devices (Note the gaps between waveguides) with the electronic intralayers being formed in predetermined patterns (Note connectivity to operational elements 96) in order to allow for unobstructed propagation or switching of optical signals. Horie et. al. 142' also teaches (Figs.97-98) the use of embedded diffractive devices 184,185,182 for optical signal modulation. The teaching of Horie et. al. 142' clearly, fully meets Applicant's claimed limitations.

The following references are also cited by the Examiner as being pertinent prior art: Mannschke, U.S.P. No. 4,878,728 (Figs.1-3), Lackritz et. al., U.S.P. No. 6,724,968 (Figs.1-12) and Sakata et. al., U.S.P. No. 5,140,149 (Figs. 1-25).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian M. Healy whose telephone number is (571)272-2347. The examiner can normally be reached on Compressed schedule Tues.-Thurs. 7AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Frank Font can be reached on (571)272-2415. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/718,223

Art Unit: 2883

Page 4

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brian M. Healy Primary Examiner Art Unit 2883

- Brian Healy Primary Examiner